| Lecture |
|
|
|
|
|
| This course is targeted for students who have already taken basic VLSI design classes and would like to learn more about real world challenges in designing high-performance and low-power circuits. Lectures will emphasize on nanoscale CMOS issues such as leakage, variability, robustness, power delivery, interconnect, memory, etc. |
J. M. Rabaey, A. Chandrakasan, B. Nikolić, Digital Integrated Circuits - A Design Perspective, 2nd ed., 2003.
N. H. E. Weste and D. Harris, CMOS VLSI Design, 4th ed., Addison Wesley, Reading, MA, 2011.
J. Rabaey, Low Power Design Essentials, Springer 2009.
A. Chandrakasan, W. Bowhill, F. Fox, Design of High-Performance Microprocessor Circuits, Wiley-IEEE, 2000.
| Week | Date | Topic |
Reading |
Lecture slides | Assignments |
|---|---|---|---|---|---|
| 1 | Feb. 28 | IC intro | |||
| Mar. 2 | From system to device |
|
|||
| 2 | Mar. 7 | Design metrics |
|
||
| Mar. 9 | Device manufacturing |
|
|||
| 3 | Mar. 14 |
|
|||
| Mar. 16 | Transistor models |
|
| ||
| 4 | Mar. 21 | ||||
| Mar. 23 | |||||
| 5 | Mar. 28 | Wire models |
| ||
| Mar. 30 | |||||
| 6 | April 4 | Inverter |
|
||
| April 8 | |||||
| 7 | April 11 |
|
|||
| April 13 |
Complementary CMOS |
|
|||
| 8 | April 18 |
|
|||
| April 20 |
|
||||
| 9 | April 25 | Ratioed Logic |
|
||
| April 27 | PT Logic | ||||
| 10 | May 2 | Dynamic Logic | |||
| May 4 | Midterm exam |
|
|||
| 11 | May 9 | Adder | |||
| May 11 | Project proposal due | ||||
| 12 | May 16 | ||||
| May 18 | Multiplier, mux, decoder, etc. |
|
Project proposal finalized |
||
| 13 | May 23 | Latch and Flip-Flop |
|
|
|
| May 25 | |||||
| 14 | May 30 | Timing, clock | |||
| June 1 | |||||
| 15 | June 6 | ||||
| June 8 | |||||
| 16 | June 13 | Memory | |||
| June 15 |
|
||||
| 17 | June 20 | ||||
| June 22 |
|
||||
| 18 | June 27 | ||||
| June 29 | |||||