

Circuit Reliability: From Physics to Architectures

Embedded Tutorial Paper

Jianxin Fang, Saket Gupta, Sanjay V. Kumar, Sravan K. Marella, Vivek Mishra,
Pingqiang Zhou, and Sachin S. Sapatnekar
ECE Department, University of Minnesota, Minneapolis, MN 55455

Abstract: In the period of extreme CMOS scaling, reliability issues are becoming a critical problem. These problems include issues related to device reliability, in the form of bias temperature instability, hot carrier injection, time-dependent dielectric breakdown of gate oxides, as well as interconnect reliability concerns such as electromigration and TSV stress in 3D integrated circuits. This tutorial surveys these effects, and discusses methods for mitigating them at all levels of design.

Keywords

Bias temperature instability, hot carriers, oxide breakdown, electromigration, 3D ICs, stress.

1. Introduction

Variational effects are increasingly important in nanometer-scale technologies. Prior research has greatly focused on process variations, which cause individual parts to show significant performance variations “at birth.” For deeply-scaled technology nodes, however, the impact of aging, which causes temporal variations in the behavior of a circuit over its lifetime, are gaining prominence and must be compensated for during design. This presentation surveys methods for analyzing and optimizing reliability effects and provides a bibliography of source material.

Temporal variations can affect both devices and interconnects. The classical bathtub curve [1] pictorially explains the effect of temporal variations: after a steep initial failure rate, the number of failures levels off for a while before rising again. Process variations form a special case on this curve, corresponding to the static variations baked into the chip at time zero, while aging variations are represented on the rest of the curve. Many of these variations have strong sensitivity to the on-chip temperature.

The paper is organized as follows. In Sections 2 and 3, we will overview temporal variations due to device-level effects and interconnect-level effects, respectively. Our discussion focuses on aging effects and transient errors such as soft errors are not considered here. In Section 4, we will outline and classify methods for optimizing temporal aging effects.

2. Device failure physics and models

2.1 Bias temperature instability

Bias temperature instability (BTI) is a phenomenon that causes threshold voltage shifts over long periods of time, eventually causing the circuit to fail to meet its specifications. The word “bias” refers to the fact that this degradation is heightened by the application of a bias on the gate node of a transistor, and this degradation is sensitive to the temperature. A PMOS transistor in

an inverter experiences negative BTI stress when its gate node is at logic 0, and the resulting increase in the threshold voltage is partially reversed when the voltage stress is removed (i.e., a logic 1 is applied). A similar phenomenon of positive BTI affects the threshold voltage of NMOS devices when they are stressed, and relaxes the degradation on the removal of stress. The magnitude of degradation depends on the ratio of the stressed time to unstressed time, i.e., the signal probability (SP) of the gate input.

There are two widely-accepted theories for BTI, both of which partially explain the phenomenon. The *reaction-diffusion* (R-D) model [2]–[8] explains the degradation due to the accumulation of positive charges as Si-H bonds at the interface are broken and hydrogen diffuses away; the removal of this stress allows partial restoration of these bonds. Over the years, several limitations to this theory have been discovered. For instance, unlike the predictions from R-D theory, measured degradations are sensitive to the applied gate bias, and the recovery begins faster and lasts longer than predictions from the R-D model. The *charge trapping* (CT) model [9]–[12] provides an alternative explanation, where defects in gate dielectrics can capture charged carriers, causing the threshold voltage to degrade; however, it also predicts asymptotically complete recovery when stress is removed, inconsistent with experiments. It has been posited that R-D and CT mechanisms coexist, and a superposition of both matches experimental data [13]. The CT model predicts high variability in small devices [9], making variability a major factor for memories. For logic circuits, however, large transistors and averaging effects on critical paths significantly mitigate variability [14].

2.2 Hot carrier injection

Hot carrier injection (HCI) effects in MOSFETs are caused by the acceleration of carriers (electrons/holes) under lateral electric fields in the channel, to the point where they gain enough energy and momentum to cause damage, degrading mobilities and threshold voltages [15]. Hot carrier effects cumulatively build up over prolonged periods, causing the circuit to age, resulting in irreversible degradations that may lead to circuit failure.

The traditional theory of HCI mechanisms was based on a field-driven model where the peak energy of carriers was determined by the lateral field of the channel, based on the theory of the so-called lucky electron model [16]. Extrapolating this model, it was expected that at today’s supply voltages, HC effects would almost disappear as carriers cannot gain enough energy when the electric field is at today’s levels. However, experimental evidence on nanometer-scale technologies shows that this is not true, and hot carrier degradation remains significant for MOSFETs at lower voltages, and is projected to worsen in future. Recently, newer energy-driven theories [17]–[19] have been introduced to generalize the ideas of the lucky electron model, and to explain the mechanism of carrier-induced degradation for short-channel devices at low supply voltages. These theories have been experimentally validated on nanometer-scale technologies. The energy-driven framework includes the effects of electrons of various energies, from high-energy channel hot carriers (CHCs) to

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

IEEE/ACM International Conference on Computer-Aided Design (ICCAD) 2012, November 5-8, 2012, San Jose, California, USA.
Copyright © 2012 ACM 978-1-4503-1573-9/12/11... \$15.00

low-energy channel cold carriers (CCCs). However, much circuit-level work on HCI is based on the lucky electron model.

For large-scale circuit analysis, some scalable approaches for timing analysis under HC effects have been developed. One approach [20] applies a duty factor to capture the effective stress time for HC effects, which assumes constant HC stress during signal transitions and models the duty factor to be proportional to the transition time, and also simultaneously incorporates BTI effects. Another method [21] uses the new energy-driven theories described above, and defines an age gain per transition using quasistatic characterization. Using abstractions based on the signal probability (SP) and transition density (TD), this is used to build a methodology for timing analysis of large-scale circuits.

The HCI rate increases as $t^{1/2}$, where t is the time variable. Since the multiplicative constant is relatively small, in the short term, HCI is overshadowed by BTI effects, which vary as t^n , for $n \approx 0.1-0.2$, but with a larger constant multiplier.

2.3 Time-dependent dielectric breakdown

Time-dependent dielectric breakdown (TDDB) in gate oxides is an irreversible reliability phenomenon that results in a sudden discontinuous increase in the conductance of the gate oxide at the point of breakdown, as a result of which the current through the gate insulator increases significantly. This is of concern as gate oxide thicknesses become thinner with technology scaling, and gates become more susceptible to breakdown.

Various TDDB models have been proposed, e.g., the hydrogen model, the anode-hole injection model, the thermochemical model (also known as the E model), and the percolation model [22,23]. The time to breakdown can be modeled statistically using a Weibull distribution [22,24]. Circuit-level analysis approaches for TDDB are limited. Memory effects have been addressed in [25]. For logic circuits, a conventional area-scaling based method is presented in [26]. However, that logic circuits are inherent resilient to variation [27,28], and the area-scaling model is pessimistic by about half an order of magnitude.

3. Interconnect failure mechanisms

3.1 Electromigration

When a current flows through an on-chip wire over a long period of time, it can cause a physical migration of atoms in the wire, particularly if the current density is high. The current conducting electrons can form an *electron wind*, which leads to momentum exchange with the constituent atoms of metal. This effect will lead to a net flux of metal atoms in the direction of electron flow (opposite of current direction), creating voids (depletion of material) upstream and hillocks (accumulation of material) downstream at locations of atomic flux divergence. Electromigration can cause uneven redistribution of resistance, dielectric cracking, and undesired open circuits.

Electromigration is witnessed most notably in supply (power and ground) wires [29,30], where the flow of current is mostly unidirectional, but AC electromigration is also seen in signal wires [31,32]. More recent models capture reverse stresses due to Blech effects [33]–[35], and move beyond aluminum interconnect models to address copper-specific issues [36,37].

3.2 Thermomechanical stress in 3D ICs

Thermomechanical reliability effects arise due to significant thermal effects that can cause mechanical stress. For example, through-silicon vias (TSVs) in three-dimensional integrated circuits (3D ICs), which connect different wafers/dies in the stack, are subject to stress, and affect within-silicon stress.

In manufacturing, the TSV and silicon wafer undergo thermal cycles before a final annealing step that embeds the TSV in the wafer. During annealing and cooling, the structure is subjected to a thermal ramp from 250°C down to 25°C, i.e., room temperature [38]. Because of the difference in the coefficient of thermal expansion (CTE) of the copper TSV and the silicon, a residual thermal stress is induced in the region surrounding the TSV [38]–[40]. This thermally-induced stress may affect the reliability of the TSV, making it susceptible to fatigue. Moreover, the timing behavior of the circuit may be affected as transistors are stressed. According to piezoresistivity theory [41], stress affects the electrical conductivity of devices and hence the mobility of the transistors. The amount of the mobility variation depends upon the stress levels, which is determined by the position and channel orientation of a transistor with respect to the TSV and crystallographic axis, respectively. Several approaches have been presented for timing analysis under thermomechanical stress [42]–[45], and for stress analysis of TSVs to determine their susceptibility to electromigration faults and to cracks [46,47].

4. Circuit Optimization

Circuit-level research on reliability optimization has primarily addressed BTI, with limited work on other device-level effects [27]; these have been addressed using older, traditional models by architects. Today’s EM optimization strategies primarily operate by limiting the current density on a wire to a specified threshold through, for example, wire widening in the power grid, but do not address newer models directly. Our discussion below focuses largely on BTI, the effect that has been studied most.

BTI optimization techniques can largely be classified into a few categories. *First*, there are methods that attempt to rebalance the signal probabilities in a circuit to even out the wearout on pull-up and pull-down paths in a circuit: such methods have been applied to memory [48], logic [49], and at the processor level [50]. An alternative approach temporarily deactivates memory units on a rotating basis to allow for recovery from wearout [51].

The GNOMO approach [52] leverages BTI recovery, and uses a greater-than-nominal supply voltage to reduce aging. The key observation is that at a higher supply voltage, a computation completes faster. To maintain iso-performance with the nominal supply voltage, a GNOMO circuit is periodically put to sleep. This allows for BTI recovery and reduces aging. Power savings are achieved through inactivity during the sleep period and from reduced delay margining overheads under this reduced aging.

A *second* class of methods applies static presilicon [53] or adaptive postsilicon techniques to pad the circuit against BTI degradation. Published methods based on adaptive margins have used time sensors [54], history sensors that track usage patterns [55], or surrogate sensor circuits. Optimization knobs include changing the supply voltages [56], body biases, or both [54], using dynamic cooling [55], and through redundancy and disposable cores [57]. At the architecture level, the concept of dynamic reliability management [58] has been incorporated into the notion of reliability banking in [59]. Adaptive sense/respond mechanisms require sensing capabilities: related work includes “silicon odometers” and similar sensors to capture BTI, but also HCI and TDDB [60]–[63]. Online test techniques for analyzing failures are proposed in [64]–[66]. Other ideas include introspective sensor-based methods for reducing aging have been [67], intelligent power gating [68]–[70], and scheduling [71].

Third, some approaches have suggested the use of setting up specific sleep states that are designed to minimize BTI

degradation through input vector control [72,73]: however, the gains of such methods are relatively small. A related method introduces NOPs between instructions to reduce aging [74].

Acknowledgments

This work is supported in part by the NSF under CCF-1017778 and CCF-1162267 and by the SRC under 2012-TJ-2234.

References

- [1] J. M. Carulli, Jr. and T. J. Anderson, "The impact of multiple failure modes on estimating product field reliability," *IEEE Design & Test of Computers*, 23(2), pp. 118–126, 2006.
- [2] M. A. Alam and S. Mahapatra, "A comprehensive model of PMOS NBTI degradation," *Microelectronics Reliability*, 45(1), pp. 71–81, Jan. 2005.
- [3] M. A. Alam, "A critical examination of the mechanics of dynamic NBTI for pMOSFETs," *IEEE International Electronic Devices Meeting*, pp. 14.4.1–14.4.4, 2003.
- [4] A. T. Krishnan, V. Reddy, S. Chakravarthi, J. Rodriguez, S. John, and S. Krishnan, "NBTI impact on transistor and circuit: Models, mechanisms and scaling effects," *IEEE International Electronic Devices Meeting*, pp. 14.5.1–14.5.4, 2003.
- [5] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "An analytical model for negative bias temperature instability (NBTI)," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 493–496, 2006.
- [6] S. Bhardwaj, W. Wang, R. Vattikonda, Y. Cao, and S. Vrudhula, "Predictive modeling of the NBTI effect for reliable design," *Proceedings of the IEEE Custom Integrated Circuits Conference*, pp. 189–192, 2006.
- [7] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, "A finite-oxide thickness-based analytical model for negative bias temperature instability," *IEEE Transactions on Device and Materials Reliability*, 9(4), pp. 537–556, December 2009.
- [8] K. Kang, S. P. Park, K. Roy, and M. A. Alam, "Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 730–734, 2007.
- [9] T. Grasser, B. Kaczer, W. Goes, H. Reisinger, T. Aichinger, P. Hehenberger, P.-J. Wagner, F. Schanovsky, J. Franco, P. Roussel, and M. Nelhiebel, "Recent advances in understanding the bias temperature instability," *Proceedings of the IEEE International Electronic Devices Meeting*, pp. 4.4.1–4.4.4, 2010.
- [10] B. Kaczer, T. Grasser, P. J. Roussel, J. Franco, R. Degraeve, L. Ragnarsson, E. Simoen, G. Groeseneken, and H. Reisinger, "Origin of NBTI variability in deeply scaled pFETs," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 26–32, 2010.
- [11] B. Kaczer, S. Mahato, V. V. de Almeida Camargo, M. Toledano-Luque, P. J. Roussel, T. Grasser, F. Cathoor, P. Dobrovolsky, P. Zuber, G. Wirth, and G. Groeseneken, "Atomistic approach to variability of bias temperature instability in circuit simulations," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. XT.3.1–XT.3.5, 2011.
- [12] J. B. Velamala, K. Sutaria, T. Sato, and Y. Cao, "Physics matters: statistical aging prediction under trapping/detrapping," *Proceedings of the ACM/EDAC/IEEE Design Automation Conference*, pp. 139–144, 2012.
- [13] S. Mahapatra, A. E. Islam, S. Deora, V. D. Maheta, K. Joshi, A. Jain, and M. A. Alam, "A critical re-evaluation of the usefulness of R-D framework in predicting NBTI stress and recovery," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 6A.3.1–6A.3.10, 2011.
- [14] J. Fang and S. S. Sapatnekar, "Understanding the impact of transistor-level BTI variability," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. CR2.1–CR2.6, 2012.
- [15] E. Takeda, C. Y. Yang, and A. Miura-Hamada, *Hot-Carrier Effects in MOS Devices*. Academic Press, New York, NY, 1995.
- [16] S. Tam, P.-K. Ko, and C. Hu, "Lucky-electron model of channel electron injection in MOSFETs," *IEEE Transactions on Electron Devices*, D-31(9), pp. 1116–1125, September 1984.
- [17] S. E. Rauch, III and G. La Rosa, "The energy-driven paradigm of NMOSFET hot-carrier effects," *IEEE Transactions on Device and Material Reliability*, 5(4), pp. 701–705, December 2005.
- [18] C. Guerin, V. Huard, and A. Bravaix, "The energy-driven hot-carrier degradation modes of nMOSFETs," *IEEE Transactions on Device and Material Reliability*, 7(2), pp. 225–235, 2007.
- [19] A. Bravaix, C. Guerin, V. Huard, D. Roy, J. M. Roux, and E. Vincent, "Hot-carrier acceleration factors for low power management in DC-AC stressed 40nm NMOS node at high temperature," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 531–548, 2009.
- [20] D. Lorenz, G. Georgakos, and U. Schlichtmann, "Aging analysis of circuit timing considering NBTI and HCI," *Proceedings of the IEEE International On-Line Testing Symposium*, pp. 3–8, 2009.
- [21] J. Fang and S. S. Sapatnekar, "The impact of hot carriers on timing in large circuits," *Proceedings of the Asia-South Pacific Design Automation Conference*, pp. 591–596, 2012.
- [22] J. H. Stathis, "Physical and predictive models of ultrathin oxide reliability in CMOS devices and circuits," *IEEE Transactions on Device and Material Reliability*, 1(1), pp. 43–59, March 2001.
- [23] J. H. Stathis, "Percolation models for gate oxide breakdown," *Journal of Applied Physics*, 86(10), pp. 5757–5766, Nov. 1999.
- [24] E. Y. Wu, E. J. Nowak, A. Vayshenker, W. L. Lai, and D. L. Harmon, "CMOS scaling beyond the 100-nm node with silicon-dioxide-based gate dielectrics," *IBM Journal of Research & Development*, 46(2/3), pp. 287–298, March–May 2002.
- [25] F. Ahmed and L. Milor, "Analysis and on-chip monitoring of gate oxide breakdown in SRAM cells," *IEEE Transactions on VLSI Systems*, 20(5), pp. 855–864, May 2012.
- [26] K. Chopra, C. Zhuo, D. Blaauw, and D. Sylvester, "A statistical approach for full-chip gate-oxide reliability analysis," *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 698–705, 2010.
- [27] J. Fang and S. S. Sapatnekar, "Scalable methods for the analysis and optimization of gate oxide breakdown," *Proceedings of the International Symposium on Quality Electronic Design*, pp. 638–645, 2010.
- [28] J. Fang and S. S. Sapatnekar, "Accounting for inherent circuit resilience and process variations in analyzing gate oxide reliability," *Proceedings of the Asia-South Pacific Design Automation Conference*, pp. 689–694, 2011.
- [29] J. R. Black, "Electromigration failure modes in aluminum metallization for semiconductor devices," *Proceedings of the IEEE*, 57(9), 1587–1594, September 1969.
- [30] F. M. d'Heurle, "Electromigration and failure in electronics: An introduction," *Proceedings of the IEEE*, 59(10), 1409–1418, October 1971.
- [31] L. M. Ting, J. S. May, W. R. Hunter, and J. W. McPherson, "AC electromigration characterization and modeling of multilayered interconnects," *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 311–316, 1993.
- [32] D. T. Blaauw, V. Zolotov, and A. Dasgupta, "Static electromigration analysis for on-chip signal interconnects," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 22(1), pp. 39–48, January 2003.
- [33] I. A. Blech, "Electromigration in thin aluminum films on titanium nitride," *Journal of Applied Physics*, 47(4), pp. 1203–1208, 1976.
- [34] J. Lienig, "Introduction to electromigration-aware physical design," *Proceedings of the ACM International Symposium on Physical Design*, pp. 39–46, 2006.
- [35] H. Haznedar, M. Gall, and V. Zolotov, "Impact of stress-induced backflow on full-chip electromigration risk assessment," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 25(6), pp. 1038–1046, June 2006.
- [36] S. M. Alam, C. L. Gan, F. L. Wei, C. V. Thompson, and D. E. Troxel, "Circuit-level reliability requirements for Cu metallization,"

- IEEE Transactions on Device and Materials Reliability*, 5(3), pp. 522–531, 2005.
- [37] D. Li and M. Marek-Sadowska, “Variation-aware electromigration analysis of power/ground networks,” *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 571–576, 2011.
- [38] A. Karmarkar, X. Xu, and V. Moroz, “Performance and reliability analysis of 3D-integration structures employing through silicon via (TSV),” *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 682–687, 2009.
- [39] K.-H. Lu, S.-K. Ryu, J.-H. Im, R. Huang, and P. S. Ho, “Thermomechanical reliability of through-silicon vias in 3D interconnects,” *Proceedings of the IEEE International Reliability Physics Symposium*, pp. 3D.1.1–3D.1.7, 2011.
- [40] S.-K. Ryu, K.-H. Lu, X. Zhang, J.-H. Im, P. S. Ho, and R. Huang, “Impact of near-surface thermal stresses on interfacial reliability of through silicon vias for 3-D interconnects,” *IEEE Transactions on Device and Materials Reliability*, 11(1), pp. 35–43, 2011.
- [41] Y. Kanda, “A graphical representation of the piezoresistance coefficients in silicon,” *IEEE Transactions on Electron Devices*, 29(1), pp. 64–70, 1982.
- [42] J.-S. Yang, K. Athikulwongse, Y.-J. Lee, S. K. Lim, and D. Pan, “TSV stress aware timing analysis with applications to 3D-IC layout optimization,” *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 803–806, 2010.
- [43] M. Jung, J. Mitra, D. Z. Pan, and S. K. Lim, “TSV stress-aware full-chip mechanical reliability analysis and optimization for 3D IC,” *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 188–193, 2011.
- [44] M. Jung, D. Pan, and S. K. Lim, “Chip/ package co-analysis of thermo-mechanical stress and reliability in TSV-based 3D ICs,” *Proceedings of the ACM/EDAC/IEEE Design Automation Conference*, pp. 317–326, 2012.
- [45] S. Marella and S. S. Sapatnekar, “A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations,” *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, 2012.
- [46] M. Jung, X. Liu, S. Sitaraman, D. Z. Pan and S. K. Lim, “Full-chip through-silicon-via interfacial crack analysis and optimization for 3D IC,” *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 563–570, 2011.
- [47] M. Pathak, J. Pak, D. Z. Pan, and S. K. Lim, “Electromigration modeling and full-chip reliability analysis for BEOL interconnect in TSV-based 3D ICs,” *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design*, pp. 555–562, 2011.
- [48] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, “Impact of NBTI on SRAM read stability and design for reliability,” *Proceedings of the International Symposium on Quality Electronic Design* pp. 210–218, 2006.
- [49] E. Gunadi, A. A. Sinkar, N. S. Kim, and M. H. Lipasti, “Combating aging with the Colt duty cycle equalizer,” *Proceedings of the International Symposium on Microarchitecture*, pp. 103–114, 2010.
- [50] J. Abella, X. Vera, and A. Gonzalez, “Penelope: The NBTI-aware processor,” *Proceedings of the IEEE/ACM International Symposium on Microarchitecture*, pp. 85–96, 2007.
- [51] J. Shin, V. Zyuban, P. Bose, and T. M. Pinkston, “A proactive wearout recovery approach for extending microarchitectural redundancy to extend cache SRAM lifetime,” *Proceedings of the International Symposium on Computer Architecture*, pp. 353–362, 2008.
- [52] S. Gupta and S. S. Sapatnekar, “GNOMO: Greater-than-NOMinal Vdd Operation for BTI mitigation,” *Proceedings of the Asia-South Pacific Design Automation Conference*, pp. 271–276, 2012.
- [53] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, “NBTI-Aware Synthesis of Digital Circuits,” *Proceedings of the ACM/IEEE Design Automation Conference*, pp. 370–375, 2007.
- [54] S. V. Kumar, C. H. Kim, and S. S. Sapatnekar, “Adaptive techniques for overcoming performance degradation due to aging in digital circuits,” *Proceedings of the Asia-South Pacific Design Automation Conference*, pp. 284–289, 2009.
- [55] E. Mintarno, J. Skaf, R. Zheng, J. Velamala, Y. Cao, S. Boyd, R. W. Dutton, and S. Mitra, “Optimized self-tuning for circuit aging,” *Proceedings of Design, Automation and Test in Europe*, pp. 586–591, 2010.
- [56] L. Zhang and Robert P. Dick, “Scheduled voltage scaling for increasing lifetime in the presence of NBTI,” *Proceedings of the Asia-South Pacific Design Automation Conference*, pp. 492–497, 2009.
- [57] U. R. Karpuzcu, B. Greskamp, and J. Torrellas, “The BubbleWrap many-core: Popping cores for sequential acceleration,” *Proceedings of the International Symposium on Microarchitecture*, pp. 447–458, 2009.
- [58] J. Srinivasan, S. V. Adve, P. Bose, and J. A. Rivers, “The case for lifetime reliability-aware microprocessors,” *Proceedings of the International Symposium on Computer Architecture*, pp. 276–287, 2004.
- [59] Z. Lu, J. Lach, M. R. Stan, and K. Skadron, “Improved thermal management with reliability banking,” *IEEE Micro*, 25(6), pp. 40–49, Nov/Dec 2005.
- [60] T. H. Kim, R. Persaud, and C. H. Kim, “Silicon odometer: An on-chip reliability monitor for measuring frequency degradation of digital circuits,” *IEEE Journal of Solid State Circuits*, 4(4), pp. 874–880, April 2008.
- [61] J. Keane, X. Wang, D. Persaud, and C. H. Kim, “An all-in-one silicon odometer for separately monitoring HCI, BTI, and TDDDB,” *IEEE Journal of Solid-State Circuits*, 45(4), pp. 817–829, April 2010.
- [62] J. Keane, X. Wang, T. Kim, and C. H. Kim, “On-chip reliability monitors for measuring circuit degradation,” *Microelectronics Reliability*, 50(8), pp. 1039–1053, August 2010.
- [63] P. Singh, E. Karl, D. Sylvester, and D. Blaauw, “Dynamic NBTI management using a 45 nm multi-degradation sensor,” *IEEE Transactions on Circuits and Systems I*, 58(9), pp. 2026–2037, September 2011.
- [64] M. Agarwal, V. Balakrishnan, A. Bhuyan, K. Kim, B.C. Paul, W. Wang, B. Yang, Y. Cao, and S. Mitra, “Optimized circuit failure prediction for aging: Practicality and promise,” *Proceedings of the International Test Conference*, pp. 1–10, 2008.
- [65] Y. Li, S. Makar, and S. Mitra, “CASAP: Concurrent autonomous chip self-test using stored test patterns,” *Proceedings of Design Automation and Test in Europe*, pp. 885–890, 2008.
- [66] H. Baba and S. Mitra, “Testing for transistor aging,” *Proceedings of the VLSI Test Symposium*, pp. 215–220, 2009.
- [67] S. Feng, S. Gupta, A. Ansari, and S. Mahlke, “Maestro: Orchestrating lifetime reliability in chip multiprocessors,” *Proceedings of the International Conference on High Performance Embedded Architectures and Compilers*, pp. 186–200, 2010.
- [68] A. Calimera, E. Macii, and M. Poncino, “NBTI-aware clustered power gating,” *ACM Transactions on Design Automation of Electronic Systems*, 16(1), November 2010.
- [69] A. Calimera, E. Macii, and M. Poncino, “Design techniques for NBTI-tolerant power-gating architectures,” *IEEE Transactions on Circuits and Systems II*, 59(4), pp. 249–253, 2012.
- [70] K.-C. Wu, D. Marculescu, M.-C. Lee, and S.-C. Chang, “Analysis and mitigation of NBTI-induced performance degradation for power-gated circuits,” *Proceedings of the International Symposium on Low Power Electronics and Design*, pp. 139–144, 2011.
- [71] A. Tiwari and J. Torrellas, “Facelift: Hiding and Slowing Down Aging in Multicores,” *Proceedings of the IEEE International Symposium on Microarchitecture*, pp. 129–140, 2008.
- [72] Y. Wang, X. Chen, W. Wang, V. Balakrishnan, Y. Cao, Y. Xie, and H. Yang, “On the efficacy of input vector control to mitigate NBTI effects and leakage power,” *Proceedings of the International Symposium on Quality Electronic Design*, pp. 19–26, 2009.
- [73] D. R. Bild, G. E. Bok, and R. P. Dick, “Minimization of NBTI performance degradation using internal node control,” *Proceedings of Design, Automation and Test in Europe*, pp. 148–153, 2009.
- [74] F. Firouzi, S. Kiamehr, and M. B. Tahoori, “NBTI Mitigation by Optimized NOP Assignment and Insertion,” *Proceedings of Design, Automation and Test in Europe*, pp. 218–223, 2012.